

JC490 U.S. PTO
05/21/99

ATTORNEY'S DOCKET NO.
15-4-737.00
(062986.0126)

PATENT APPLICATION

1

APPLICATION FOR U.S. PATENT UNDER 37 C.F.R. § 1.53(b)
TRANSMITTAL FORM

Box Patent Application
ASSISTANT COMMISSIONER FOR PATENTS
Washington, D.C. 20231

JC518 U.S. PTO
09/315806
05/21/99

Sir:

Transmitted herewith for filing is the patent application
of:

Inventor or Application Identifier:
Martin M. Deneroff, et al.

Entitled: SYSTEM AND METHOD FOR PROVIDING ACCESS TO A BUS

Enclosed are:

☒ Specification (15 Total Pages)
☒ Drawing(s) (2 Total Sheet(s) of ☒ Formal ☐ Informal)
☒ Combined Declaration and Power of Attorney (3 Total Pages)
☒ Newly executed (original or copy)
☐ Copy from a prior application
(for continuation/divisional only)

☒ An Assignment of the invention to Silicon Graphics, Inc. is
attached. A separate cover sheet in compliance with 37
C.F.R. § 3.28 and § 3.31 is included with an Assignment
recordal fee of \$40.00 pursuant to 37 C.F.R. § 1.21(h).

☐ Information Disclosure Statement (IDS) PTO-1449
☐ Copies of IDS Citations.

☐ Preliminary Amendment

☒ Certificate of Mailing

☒ Return Receipt Postcard

☐ Other _____

SYSTEM AND METHOD FOR PROVIDING ACCESS TO A BUS

TECHNICAL FIELD OF THE INVENTION

The present invention relates in general to computer network communications and more particularly to a system and method for providing access to a bus.

062986.0126 (15-4-737.00)

ATTORNEY'S DOCKET NO.
15-4-737.00
(062986.0126)

PATENT APPLICATION

2

Applicant is:

☒ Large Entity

☐ Small Entity

☐ Small Entity Statement enclosed

☐ Small Entity Statement filed in prior application.

Status still proper and desired.

The accompanying application is:


☒ Original

☐ Continuation ☐ Divisional ☐ Continuation-In-Part (CIP)
of prior application No. _____ which is hereby
incorporated by reference therein.

FEE CALCULATION					FEE
	Number		Number Extra	Rate	Basic Fee
					\$ 760.00
Total Claims:	20	-20 =	0	X \$18 =	\$ -0-
Independent Claims	3	- 3 =	0	X \$78 =	\$ -0-
TOTAL FILING FEE =					\$ 760.00

X Enclosed is a check in the amount of \$760.00 to satisfy filing fee requirements under 37 C.F.R. § 1.16. Please charge any additional fees or credit any overpayment to Deposit Account No. 02-0384 of BAKER & BOTTS, L.L.P. A duplicate copy of this sheet is enclosed.

Respectfully submitted,
BAKER & BOTTS, L.L.P.
Attorneys for Applicant



Charles S. Fish
Reg. No. 35,870
May 21, 1999

Correspondence Address:
Charles S. Fish, Esq.
Baker & Botts, L.L.P.
2001 Ross Avenue
Dallas, Texas 75201-2980
(214) 953-6507

BACKGROUND OF THE INVENTION

A peripheral component interconnect (PCI) bus typically has multiple peripheral devices connected thereto. The peripheral devices use the PCI bus for communications within a computer system. As the operating frequency of the PCI bus increases, bus loading on the PCI bus limits a number of peripheral devices that be connected to the PCI bus at any given time while insuring uncorrupted data communications over the PCI bus. Because of such limitations, it is difficult and costly to implement computer systems, particularly servers, that generally need many peripheral devices on the PCI bus.

Previous efforts to solve this problem include the use of bus repeaters. A bus repeater uses logic to retransmit the signals of a primary, or master, PCI bus to a secondary, or slave, PCI bus. However, bus repeaters significantly reduce useable bus bandwidth and only support a limited subset of defined PCI bus operations. The logic necessary to implement the repeater function is rather complex and thus becomes a source of system unreliability. Moreover, a bus repeater necessarily adds another PCI bus to the computer system, increasing the complexity of the computer system. Therefore, it is desirable to have a capability to handle a large number of peripheral devices on a PCI bus despite the loading problems introduced by a multi-device implementation.

From the foregoing, it may be appreciated that a need has arisen for a PCI bus implementation that is capable of having multiple peripheral devices connected thereto despite the constraints of loading limitations on the PCI bus. In accordance with the present invention, a system and method for providing access to a bus are provided that substantially eliminate or reduce disadvantages and problems associated with conventional bus implementations.

5

10

15

20

25

30

The present invention provides various technical advantages over conventional bus implementations. For

example, one technical advantage is to couple multiple peripheral devices to a bus that would normally cause overloading of the bus. Another technical advantage is to control a number of peripheral devices that have access to the bus. Yet another technical advantage is to use higher a frequency bus without affecting a number of peripheral devices coupled thereto. Still another technical advantage is to determine access to the bus through a priority protocol. Other technical advantages may be readily ascertainable by those skilled in the art from the following figures, description, and claims.

062986.0126 (15-4-737.00)

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention and the advantages thereof, reference is now made to the following description taken in conjunction with the accompanying drawings, wherein like reference numerals represent like parts, in which:

FIGURE 1 illustrates a simplified block diagram of a computer system;

FIGURE 2 illustrates a timing diagram for access to a bus of the computer system.

062986.0126 (15-4-737.00)

DETAILED DESCRIPTION OF THE INVENTION

FIGURE 1 is a block diagram of a computer system 10. Computer system 10 includes a bus controller 12, a bus 14, a plurality of processing devices 16, and a plurality of enabling switches 18. Each processing device 16 has an associated enabling switch 18 that controls when processing device 16 has access to bus 14. Each enabling switch 18 is driven by a control signal 20 generated by bus controller 12. Bus controller 12 includes arbitration logic 22 to select one of a plurality of access requests 24 received from the plurality of processing devices 16 in order to generate a control signal 20 corresponding to the selected access request 24. Enabling switches 18 may be stand alone devices, implemented within processing device 16, or implemented as part of bus 14.

In operation, processing devices 16 transmit access requests 24 to bus controller 12. Arbitration logic 22 in bus controller 12 determines which access request 24 has priority over the other access requests 24. Priority is determined according to a predetermined priority protocol that can implement a desired priority scheme using parameters that may include time of receipt if access request 24, the particular processing device 16 sending the request, and a weighting factor involving source and type of access request 24. Other parameters may be readily ascertainable by those skilled in the art and may be used as a basis in any combination to determine priority.

Arbitration logic 22 selects one of the access requests 24a received from the processing devices 16 and generates a control signal 20a associated with the selected access request 24a. Control signal 20a is provided to the enabling switch 18a corresponding to the processing device 16a that sent the selected access request 24a. Enabling switch 18a allows processing device 16a access to bus 14 in

response to control signal 20a. When processing device 16a is finished with its access to bus 14, control signal 20a disables enabling switch 18a and decouples processing device 16a from bus 14.

5 After arbitration logic 22 selects an access request 24a based on the priority protocol, arbitration logic 22 determines a next access request 24b according to the priority protocol. A control signal 20b is generated in response to the determination of the next access request
10 24b. Control signal 20b enables enabling switch 18b to provide access to bus 14 for processing device 16b. At this point in time, both processing device 16a and processing device 16b have access to bus 14. This simultaneous access to bus 14 allows processing device 16b
15 to see when processing device 16a is through accessing bus 14. When processing device 16a completes access to bus 14, processing device 16b may now access bus 14. In this manner, idle time on bus 14 is eliminated or substantially reduced.

20 Arbitration logic 22 may also be used to generate control signal 20 without an associated access request 24. Such generation may be performed for various operations to include testing of computer system 10. Also, as enabling switches 18 limit access to bus 14, processing devices 16
25 may be removed and replaced as desired without affecting operation of bus 14. Since enabling switches 18 can make it appear that processing devices 16 are not on bus 14, installation and repair may be performed on computer system 10 during operation. Enabling switches 18 may be
30 implemented as pass transistors or any other type of conventional switching element or apparatus.

Bus 14 is preferably a PCI bus, though any other conventional bus types may be used in computer system 10. In a conventional PCI bus implementation, the higher the

062986.0126 (15-4-737.00)

frequency of the bus operation, the smaller the number of processing devices that can be coupled to the bus at any given time. For example, four processing devices and the bus controller may be coupled to a 33 MHz PCI bus while only two processing devices and the bus controller may be coupled to a 66 MHz PCI bus. Thus, conventional PCI bus implementations provide added limitations as the desired operating frequency increases. Through the use of enabling switches 18, selection from a multitude of processing devices for coupling to bus 14 may be dynamically performed to increase a capability of computer system 10 regardless of the operating frequency of bus 14 so that higher operating frequency bus applications may be implemented.

FIGURE 2 shows a timing diagram for operation of computer system 10 with eight processing devices 16. Each processing device 16 generates an access request (PF_PCI_REQ_N(N)) upon desiring to communicate over bus 14. Arbitration logic 22 receives the access requests and selects one (PF_PCI_REQ_N(3)) based on the priority protocol. A control signal (PF_PCI_GNT_N(3)) associated with the selected access request is generated to grant access to bus 14 for the corresponding processing device 16a. Subsequently, arbitration logic 22 selects another access request (PF_PCI_REQ_N(4)) based on the priority protocol. A control signal (PF_PCI_GNT_N(4)) associated with the next selected access request is generated to provide access to bus 14 for its corresponding processing device 16b. Processing devices 16a and 16b have simultaneous access to bus 14 at this time. Processing device 16a completes its data transfer over bus 14 while processing device 16b awaits its turn to access bus 14. Upon completion of data transfer, access to bus 14 for processing device 16a is disabled and processing device 16b begins its data transfer over bus 14. This operating

scenario is repeated for all access requests received by bus controller 12.

Thus, it is apparent that there has been provided, in accordance with the present invention, a system and method
5 for providing access to a bus that satisfies the advantages set forth above. Although the present invention has been described in detail, it should be understood that various changes, substitutions, and alterations may be readily ascertainable by those skilled in the art and may be made
10 herein without departing from the spirit and scope of the present invention as defined by the following claims.

062986.0126 (15-4-737.00)

WHAT IS CLAIMED IS:

1. A method of providing access to a bus, comprising:
receiving a request for access to the bus;
selecting the request according to a priority
5 associated with the request;
generating a control signal in response to selection
of the request;
enabling access to the bus associated with the
selected request in response to the control signal.

10

2. The method of Claim 1, wherein the bus is a PCI
bus.

3. The method of Claim 2, wherein the PCI bus
15 operates at a frequency of at least 66 MHZ.

4. The method of Claim 1, wherein the request is
received from a device desiring to communicate over the
bus.

20

062986.0126 (15-4-737.00)

5. The method of Claim 1, further comprising:

receiving a plurality of access requests for the bus,
each of the plurality of access requests being received
from one of a plurality of devices coupled to the bus;

5 selecting a particular one of the plurality of access
requests according to a predetermined priority protocol;

generating a control signal corresponding to the
selected particular one of the plurality of access
requests;

10 providing the control signal to a particular one of
the plurality of devices that sent the selected particular
one of the plurality of access requests, the control signal
enabling the particular one of the plurality of devices to
access the bus.

15

6. The method of Claim 5, further comprising:

selecting a next one of the plurality of access
requests according to the predetermined priority protocol;

20 generating a control signal corresponding to the
selected next one of the plurality of access requests;

providing the control signal to a next one of the
plurality of devices that sent the selected next one of the
plurality of access requests, the control signal enabling
the next one of the plurality of devices to access the bus
25 prior to an end of access to the bus for the particular one
of the plurality of devices.

7. The method of Claim 6, further comprising:

30 determining an end of access to the bus for the
particular one of the plurality of devices;

initiating access to the bus by the next one of the
plurality of devices in response to the end of access to
the bus for the particular one of the plurality of devices.

004530 00351600

8. The method of Claim 7, further comprising:

generating a disabling control signal in response to the end of access to the bus for the particular one of the plurality of devices;

5 preventing the particular one of the plurality of devices from accessing the bus in response to the disabling control signal.

9. The method of Claim 1, further comprising:

10 limiting a number of generated control signals in order to control a load on the bus.

10. The method of Claim 1, further comprising:

15 generating a disable control signal for a request not selected in order to disable access to the bus.

~~11.~~ A system for providing access to a bus, comprising:

a bus controller;

20 a plurality of processing devices coupled to the bus controller by a bus;

a plurality of enabling switches on the bus, each enabling switch coupled to a corresponding processing device, each enabling switch providing access to the bus for its corresponding processing device in response to a control signal from the bus controller.

25 30 12. The system of Claim 11, wherein the bus controller allows simultaneous access to the bus by a predetermined number of the plurality of processing devices in order to limit a load on the bus.

062986.0126 (15-4-737.00)

13. The system of Claim 11, wherein the bus controller receives a plurality of access requests from the plurality of processing devices for access to the bus.

5 14. The system of Claim 13, Wherein the bus controller arbitrates the plurality of access requests from the plurality of processing devices according to a predetermined protocol.

10 15. The system of Claim 11, wherein the bus is a PCI bus.

15 16. The system of Claim 15, wherein the PCI bus operates at a frequency of approximately 66 MHZ.

17. A PCI bus, comprising:
a plurality of pass transistors, each pass transistor operable to provide bus access for an associated processing device, each pass transistor operable to receive a control signal to enable and disable bus access for its associated processing device.

20 18. The PCI bus of Claim 17, wherein a particular pass transistor receives an enable control signal in response to an access request sent by its associated processing device.

25 19. The PCI bus of Claim 17, wherein a particular pass transistor is operable to disable bus access for its associated processing device such that the particular processing device does not appear to be coupled to the PCI bus.

062986.0126 (15-4-737.00)

20. The PCI bus of Claim 17, wherein each of the processing devices is operable to communicate at a 66 MHZ rate.


062986.0126 (15-4-737.00)


SYSTEM AND METHOD FOR PROVIDING ACCESS TO A BUS

ABSTRACT OF THE DISCLOSURE

5 A computer system (10) includes a bus controller (12),
a bus (14), a plurality of processing devices (16) and a
plurality of enabling switches (18). Each enabling switch
(18) corresponds to a separate one of the processing
10 devices (16). Each processing device (16) sends an access
request (24) to arbitration logic (22) in the bus
controller (12), requesting access to the bus (14). The
arbitration logic (22) selects one of the access requests
15 (24) according to a priority protocol. The arbitration
logic (22) generates a control signal (20) associated with
the selected access request (24). The control signal (20)
is provided to the enabling switch (18) corresponding to
the processing device (16) that sent the selected access
20 request(24). The enabling switch (18) enables access to
the bus (14) for the processing device (16) in response to
the control signal (20). In this manner, the computer
system (10) can limit a number of processing devices (16)
having access to the bus (14) in order to control a load on
the bus (14).

FIG. 1





DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I declare:

that my residence, post office address, and citizenship are as stated below next to my name;

that I believe I am the original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention or design entitled SYSTEM AND METHOD FOR PROVIDING ACCESS TO A BUS, the specification of which (check one):

 X is attached hereto; or
 was filed on as Application
Serial No. and was amended on
(if applicable);

that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above; and that I acknowledge the duty to disclose to the U.S. Patent and Trademark Office all information known to me to be material to patentability as defined in 37 C.F.R. § 1.56.

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

I hereby appoint:

Christopher Byrne	Reg. No. 32,204
John Brigden	Reg. No. 40,530

of Silicon Graphics, Inc.; and

Jerry W. Mills	Reg. No. 23,005
Robert M. Chiaviello, Jr.	Reg. No. 32,461
Ann C. Livingston	Reg. No. 32,479
Thomas R. Felger	Reg. No. 28,842
Charles S. Fish	Reg. No. 35,870
Wei Wei Jeang	Reg. No. 33,305
Kevin J. Meek	Reg. No. 33,738
T. Murray Smith	Reg. No. 30,222
Barton E. Showalter	Reg. No. 38,302
David G. Wille	Reg. No. 38,363
Bradley P. Williams	Reg. No. 40,227
Terry J. Stalford	Reg. No. 39,522
Christopher W. Kennerly	Reg. No. 40,675
Harold E. Meier	Reg. No. 22,428
Alexander B. Ching	Reg. No. 41,669
Douglas M. Kubehl	Reg. No. 41,915
Samir A. Bhavsar	Reg. No. 41,617
Thomas R. Nesbitt, Jr.	Reg. No. 22,075
James J. Maune	Reg. No. 26,946
Roger J. Fulhum	Reg. No. 39,678
Rodger L. Tate	Reg. No. 27,399
Scott F. Partridge	Reg. No. 28,142
James B. Arpin	Reg. No. 33,470
James Remenick	Reg. No. 36,902
Jay B. Johnson	Reg. No. 38,193
Robert W. Holland	Reg. No. 40,020
Floyd B. Chapman	Reg. No. 40,555
Randall W. Mishler	Reg. No. 42,006
Robert A. King	Reg. No. 42,738
James L. Baudino	Reg. No. 43,486
Scott T. Morris	Reg. No. 43,818
Tara D. Knapp	Reg. No. 43,723

all of the firm of Baker & Botts, L.L.P., my attorneys with full power of substitution and revocation, to prosecute this application and to transact all business in the United States Patent and Trademark Office connected therewith, and to file and prosecute any international patent applications filed thereon before any international authorities.

Send Correspondence To:

Baker & Botts, L.L.P.
2001 Ross Avenue
Dallas, Texas 75201-2980

Direct Telephone Calls To:

Charles S. Fish
at (214) 953-6507
Atty. Docket No. 062986.0126

Full name of the first inventor

Martin M. Deneroff

Inventor's signature

Martin M Deneroff

Date

5/11/99

Residence (City, County, State)

Palo Alto, Santa Clara
County, California

Citizenship

United States of America

Post Office Address

2970 South Court
Palo Alto, California 94306

Full name of the second inventor, if any

Steven C. Miller

Inventor's signature

SC Miller

Date

5/11/99

Residence (City, County, State)

Livermore, Alameda County,
California

Citizenship

United States of America

Post Office Address

2317 Tuscany Circle
Livermore, California 94550